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Class D Power-Amp
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Power 
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A sigma-delta modulator allows a high resolution narrowband 
signal to be represented by a wide bandwidth, low resolution signal
If that signal is passed to a suitable switch, then the original high 
resolution narrowband signal can be generated
Output to be filtered
Digital System
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ΣΔ Modulator Flavours
low-pass 
(fsw=multiples of fin)
(easiest to build)
band-pass 
(fsw≈ 4 fin)
(harder to build)
high-pass 
(fsw ≈ 2 fin)
(easier to build)
The rate at which the switch changes is an important design criteria
ΣΔ modulators come in 3 forms, depending on their signal transfer function
In the most common LP case, we switch at a multiple of the input frequency
In the BP/HP cases, the switching frequency is at a fixed multiple (2 or 4).
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Benefits and Challenges 
Benefits
• Excellent noise-rejection in the signal band
• Ideally perfect linearity
• Ideally 100% efficiency 
• Mostly digital, requires very few analog components
• Easily adaptable to different power and signal frequencies
Challenges
• Low Resolution output must have a high bit rate/switching frequency,
preventing use in most modern communication schemes
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Typical Requirements
Performance demands a high switching frequency.  However the switching 
frequency determines the speed of the digital processors and the speed of 
the power switch.  
Application Low Pass        Band (High Pass)  
AM Radio 16 MHz 4 (2) MHz
FM Radio 1.6 GHz 400 (200) MHz
GSM-400 7.2 GHz 1800 (900) MHz
Analog TV ~8 GHz 2.8 (1.4) GHz
GSM-900 14 GHz 3.6 (1.8) GHz
UMTS/3G 30 GHz 7.6 (3.8) GHz
Analog switches can operate at these and higher frequencies
Digital logic becomes very difficult and expensive past 500 MHz
The range of applications could be extended if the digital processing 
requirements could be relaxed.
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Proposal: Parallel Converters
Inspired by SERDES technology, it is possible to construct a specialist 
switch that converts a multi-bit word into a serial stream of 1/0 bits
These can then drive the power switch.
The multi-bit word will be produced by a bank of low-speed parallel 
ΣΔ modulators, and delivered off-chip as a low-frequency parallel data 
link.
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Proposal
Advantages: • avails of inherent parallel capability of digital logic 
• significant lower-frequency digital systems
• little, and well-known, analog circuit design
• few high-speed noise-sensitive paths
Disadvantages: • increased digital area
SERDES
INSPIRED
CIRCUITS
STANDARD
DIGITAL
LOGIC
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Time-Interleaved ΣΔMs
Most existing techniques require digital filtering and addition of outputs
The output is a multi-bit signal.
Well suited for ADC type applications
Unsuitable for our power-switching application
ΠΣΔ, Fiez, Trans CAS, 2004
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Time-Interleaved ΣΔMs
We require a system that
• perfectly produces the next n single-bit outputs concurrently
• has the exact same outputs as if done sequentially
• no change in modulator output signal spectrum
→ yi
→ yi+1
→ yi+2
→ yi+n
input 
to switch 
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Characteristics of ΣΔM
Σ Σinput (X) +- +-
int1 (U) int2 (V) output  (Y)
11 −− −+= nnnn yuxu 11 −− −+= nnnn yvuv )( nn vMSBy =
For all sigma-delta modulators, the 
behaviour may appear complex
But it is deterministic and all future 
states can be determined if the 
input 
initial conditions (u,v)
are known
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Future Prediction – Brute Force
Σinput (Xn) +- +-
output  (Yn)
Σinput (Xn+1) +- +- output  (Yn+1)
+
Un-1 Vn-1
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Σ
Σ
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We can concatenate modulators to generate the future steps, however
• feedback paths mean that historical calculations must be preserved
• this will mean that additional cycles must be used to calculate future 
outputs (2 cycles for 1 step look-ahead)
• no speed gain as can only operate at half the clock speed
D
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Future Prediction
Mathematically we can unravel the feedback looks 
this can be fully extrapolated to 
any number of steps ahead, 
without recursion
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Future Prediction
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The values of the future outputs can be easily calculated at the cost of some 
additional adders.
However we can note
• input could be considered to be constant, valid if is changing slowly 
(narrowband) compared to the switching frequency.
• un-1, vn-1 and yn-1 are initial conditions, and thus known in advance
• yn is a one bit value and thus easily calculated
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Characteristics of ΣΔM
Final implementation could be best implemented as a series of adders, 
incurring a latency penalty
The most advanced integrator outputs are used as the initial conditions for 
the next sequence
Repeat the cycle.
Without any feedback paths, no historical calculations need to be 
preserved, can operate at full clock speed.
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One possible implementation
Increased number of adders (9), similar latency as before
Purely feedforward, allowing for effective throughput enhancement
Alternative approach 
(other implementations possible)
IC’s
Outputs 
sgn(vn)
sgn(vn+1)
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Conclusions
Effective high-throughput parallelisation of ΣΔ modulators is possible
Demonstrated for lowpass, but can be done for all modulators (BP and HP)
Avoids the issues of high speed digital processing for high speed switching 
systems, simplifying design challenges.
Enables class-D amplifiers for a wider range of applications.
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Questions??
and 
Thank you!
